Those circuit cards are like busy cities in which logic chips compute and memory chips store data. But when the computer gets busy, the wires connecting logic and memory can get jammed.
The Stanford approach would end these jams by building layers of logic atop layers of memory to create a tightly interconnected high-rise chip. Many thousands of nanoscale electronic "elevators" would move data between the layers much faster, using less electricity, than the bottle-neck prone wires connecting single-story logic and memory chips today.
The work is led by Subhasish Mitra, a Stanford professor of electrical engineering and computer science, and H.-S. Philip Wong, the Williard R. and Inez Kerr Bell Professor in Stanford's School of Engineering. They describe their new high-rise chip architecture in a paper that was presented at the IEEE International Electron Devices Meeting on December 15-17.
The researchers' innovation leverages three breakthroughs.
The first is a new technology for creating transistors, those tiny gates that switch electricity on and off to create digital zeroes and ones. The second is a new type of computer memory that lends itself to multi-story fabrication. The third is a technique to build these new logic and memory technologies into high-rise structures in a radically different way than previous efforts to stack chips.
"This research is at an early stage, but our design and fabrication techniques are scalable", Subhasish Mitra stated. "With further development this architecture could lead to computing performance that is much, much greater than anything available today."
H.-S. Philip Wong said the prototype chip unveiled at IEDM shows how to put logic and memory together into three-dimensional structures that can be mass-produced.
"Paradigm shift is an overused concept, but here it is appropriate", H.-S. Philip Wong stated. "With this new architecture, electronics manufacturers could put the power of a supercomputer in your hand."
Engineers have been making silicon chips for decades, but the heat emanating from phones and laptops is evidence of a problem. Even when they are switched off, some electricity leaks out of silicon transistors. Users feel that as heat. But at a system level, the leakage drains batteries and wastes electricity.
Researchers have been trying to solve this major problem by creating carbon nanotubes - or CNT - transistors. They are so slender that nearly 2 billion CNTs could fit within a human hair. CNTs should leak less electricity than silicon because their tiny diameters are easier to pinch shut.
Subhasish Mitra and H.-S. Philip Wong are presenting a second paper at the conference showing how their team made some of the highest performance CNT transistors ever built.
They did this by solving a big hurdle: packing enough CNTs into a small enough area to make a useful chip.
Until now the standard process used to grow CNTs did not create a sufficient density of these tubes. The Stanford engineers solved this problem by developing an ingenious technique.
They started by growing CNTs the standard way, on round quartz wafers. Then they added their trick. They created what amounts to a metal film that acts like a tape. Using this adhesive process they lifted an entire crop of CNTs off the quartz growth medium and placed it onto a silicon wafer.
This silicon wafer became the foundation of their high-rise chip.
But first they had to fabricate a CNT layer with sufficient density to make a high performance logic device. So they went though this process 13 times, growing a crop of CNTs on the quartz wafer, and then using their transfer technique to lift and deposit these CNTs onto the silicon wafer.
Using this elegant technological fix, they achieved some of the highest density, highest performance CNTs ever made - especially given that they did this in an academic lab with less sophisticated equipment than a commercial fabrication plant.
Moreover, the Stanford team showed that they could perform this technique on more than one layer of logic as they created their high-rise chip.
What about the memory?
Creating high-performance layers of CNT transistors was only part of their innovation. Just as important was their ability to build a new type of memory directly atop each layer of CNTs.
H.-S. Philip Wong is a world leader in this new memory technology, which he unveiled at last year's IEDM conference. Unlike today's memory chips, this new storage technology is not based on silicon.
Instead, the Stanford team fabricated memory using titanium nitride, hafnium oxide and platinum. This formed a metal/oxide/metal sandwich. Applying electricity to this three-metal sandwich one way causes it to resist the flow of electricity. Reversing the electric jolt causes the structure to conduct electricity again.
The change from resistive to conductive states is how this new memory technology creates digital zeroes and ones. The change in conductive states also explains its name: resistive random access memory, or RRAM.
H.-S. Philip Wong designed RRAM to use less energy than current memory, leading to prolonged battery life in mobile devices.
Inventing this new memory technology was also the key to creating the high-rise chip because RRAM can be made at much lower temperatures than silicon memory.
Max Shulaker and Tony Wu, Stanford graduate students in electrical engineering, created the techniques behind the four-story high-rise chip unveiled at the conference.
Everything hinged on the low-heat process for making RRAM and CNTs, which enabled them to fabricate each layer of memory directly atop each layer of CNT logic. While making each memory layer, they were able to drill thousands of interconnections into the logic layer below.
This multiplicity of connections is what enables the high-rise chip to avoid the traffic jams on conventional circuit cards.
There is no way to tightly interconnect layers using today's conventional silicon-based logic and memory. That's because it takes so much heat to build a layer of silicon memory - about 1,000 degrees centigrade - that any attempt to do so would melt the logic below.
Previous efforts to stack silicon chips could save space but not avoid the digital traffic jams. That's because each layer would have to be built separately and connected by wires - which would still be prone to traffic jams, unlike the nanoscale elevators in the Stanford design.